FEATURES

- 16-Bit 250ksps ADCs in MSOP Package
- Single 5V Supply
- Low Supply Current: 850μA (Typ)
- Auto Shutdown Reduces Supply Current to 2μA at 1ksps
- True Differential Inputs
- 1-Channel (LTC1864) or 2-Channel (LTC1865) Versions
- SPI/MICROWIRE™ Compatible Serial I/O
- 16-Bit Upgrade to 12-Bit LTC1286/LTC1298
- Pin Compatible with 12-Bit LTC1860/LTC1861
- Guaranteed Operation to +125°C (MSOP Package)

DESCRIPTION

The LTC®1864/LTC1865 are 16-bit A/D converters that are offered in MSOP and SO-8 packages and operate on a single 5V supply. At 250ksps, the supply current is only 850μA. The supply current drops at lower speeds because the LTC1864/LTC1865 automatically power down between conversions. These 16-bit switched capacitor successive approximation ADCs include sample-and-holds. The LTC1864 has a differential analog input with an adjustable reference pin. The LTC1865 offers a software-selectable 2-channel MUX and an adjustable reference pin on the MSOP version.

The 3-wire, serial I/O, small MSOP or SO-8 package and extremely high sample rate-to-power ratio make these ADCs ideal choices for compact, low power, high speed systems.

These ADCs can be used in ratiometric applications or with external references. The high impedance analog inputs and the ability to operate with reduced spans down to 1V full scale, allow direct connection to signal sources in many applications, eliminating the need for external gain stages.

APPLICATIONS

- High Speed Data Acquisition
- Portable or Compact Instrumentation
- Low Power Battery-Operated Instrumentation
- Isolated and/or Remote Data Acquisition

LT, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.
### Absolute Maximum Ratings (Notes 1, 2)

- Supply Voltage (\(V_{CC}\)): 7V
- Ground Voltage Difference
  - AGND, DGND: ±0.3V
- Analog Input: (GND – 0.3V) to (\(V_{CC} + 0.3V\))
- Digital Input: (GND – 0.3V) to 7V
- Digital Output: (GND – 0.3V) to (\(V_{CC} + 0.3V\))
- Power Dissipation: 400mW

### Operating Temperature Range
- LTC1864C/LTC1865C/LTC1864AC/LTC1865AC: 0°C to 70°C
- LTC1864I/LTC1865I/LTC1864AI/LTC1865AI: –40°C to 85°C
- LTC1864H/LTC1865H/LTC1864AH/LTC1865AH: –40°C to 125°C
- Storage Temperature Range: –65°C to 150°C

### Lead Temperature (Soldering, 10 sec): 300°C

### Pin Configuration

#### LTC1864
- **TOP VIEW**
  - VREF: 1
  - IN+: 2
  - IN–: 3
  - GND: 4
  - VCC: 8

#### LTC1865
- **TOP VIEW**
  - CONV: 1
  - CH0: 2
  - CH1: 3
  - AGND: 4
  - DGND: 5
  - SCK: 7
  - SDO: 6
  - SDI: 10

#### LTC1864
- **TOP VIEW**
  - VREF: 1
  - IN+: 2
  - IN–: 3
  - GND: 4
  - VCC: 8

#### LTC1865
- **TOP VIEW**
  - CONV: 1
  - CH0: 2
  - CH1: 3
  - AGND: 4
  - DGND: 5
  - VCC: 8
  - SCK: 7
  - SDO: 6
  - SDI: 10

### Temperature Range
- 0°C to 70°C
- –40°C to 85°C
- –40°C to 125°C
- 0°C to 70°C
- –40°C to 85°C
- 0°C to 70°C
- 0°C to 70°C
- –40°C to 85°C
- 0°C to 70°C
- –40°C to 85°C
- 0°C to 70°C

### Order Information

<table>
<thead>
<tr>
<th>LEAD FREE FINISH</th>
<th>TAPE AND REEL</th>
<th>PART MARKING</th>
<th>PACKAGE DESCRIPTION</th>
<th>TEMPERATURE RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC1864CMS8#PBF</td>
<td>LTC1864CMS8#TRPBF</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864IMS8#PBF</td>
<td>LTC1864IMS8#TRPBF</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>–40°C to 85°C</td>
</tr>
<tr>
<td>LTC1864HMS8#PBF</td>
<td>LTC1864HMS8#TRPBF</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>–40°C to 125°C</td>
</tr>
<tr>
<td>LTC1864ACMS8#PBF</td>
<td>LTC1864ACMS8#TRPBF</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864AIMS8#PBF</td>
<td>LTC1864AIMS8#TRPBF</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>–40°C to 85°C</td>
</tr>
<tr>
<td>LTC1864AHMS8#PBF</td>
<td>LTC1864AHMS8#TRPBF</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>–40°C to 125°C</td>
</tr>
<tr>
<td>LTC1864CS8#PBF</td>
<td>LTC1864CS8#TRPBF</td>
<td>1864</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864IS8#PBF</td>
<td>LTC1864IS8#TRPBF</td>
<td>1864I</td>
<td>8-Lead Plastic SO</td>
<td>–40°C to 85°C</td>
</tr>
<tr>
<td>LTC1864ACS8#PBF</td>
<td>LTC1864ACS8#TRPBF</td>
<td>1864A</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864AIS8#PBF</td>
<td>LTC1864AIS8#TRPBF</td>
<td>1864AI</td>
<td>8-Lead Plastic SO</td>
<td>–40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865CMS8#PBF</td>
<td>LTC1865CMS8#TRPBF</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865IMS8#PBF</td>
<td>LTC1865IMS8#TRPBF</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>–40°C to 85°C</td>
</tr>
</tbody>
</table>
### Order Information

<table>
<thead>
<tr>
<th>Lead Free Finish</th>
<th>Tape and Reel</th>
<th>Part Marking</th>
<th>Package Description</th>
<th>Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC1865HMS#PBF</td>
<td>LTC1865HMS#TRPBF</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 125°C</td>
</tr>
<tr>
<td>LTC1865ACMS#PBF</td>
<td>LTC1865ACMS#TRPBF</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865AIMS#PBF</td>
<td>LTC1865AIMS#TRPBF</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865AHMS#PBF</td>
<td>LTC1865AHMS#TRPBF</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 125°C</td>
</tr>
<tr>
<td>LTC1865CS8#PBF</td>
<td>LTC1865CS8#TRPBF</td>
<td>1865</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865IS8#PBF</td>
<td>LTC1865IS8#TRPBF</td>
<td>1865I</td>
<td>8-Lead Plastic SO</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865ACS8#PBF</td>
<td>LTC1865ACS8#TRPBF</td>
<td>1865A</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865AIS8#PBF</td>
<td>LTC1865AIS8#TRPBF</td>
<td>1865AI</td>
<td>8-Lead Plastic SO</td>
<td>-40°C to 85°C</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Lead Based Finish</th>
<th>Tape and Reel</th>
<th>Part Marking</th>
<th>Package Description</th>
<th>Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC1864CMS8</td>
<td>LTC1864CMS8#TR</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864IMS8</td>
<td>LTC1864IMS8#TR</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1864HMS8</td>
<td>LTC1864HMS8#TR</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>-40°C to 125°C</td>
</tr>
<tr>
<td>LTC1864ACMS8</td>
<td>LTC1864ACMS8#TR</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864AIMS8</td>
<td>LTC1864AIMS8#TR</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1864AHMS8</td>
<td>LTC1864AHMS8#TR</td>
<td>LTHQ</td>
<td>8-Lead Plastic MSOP</td>
<td>-40°C to 125°C</td>
</tr>
<tr>
<td>LTC1864CS8</td>
<td>LTC1864CS8#TR</td>
<td>1864</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864IS8</td>
<td>LTC1864IS8#TR</td>
<td>1864I</td>
<td>8-Lead Plastic SO</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1864ACS8</td>
<td>LTC1864ACS8#TR</td>
<td>1864A</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1864AIS8</td>
<td>LTC1864AIS8#TR</td>
<td>1864AI</td>
<td>8-Lead Plastic SO</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865CMS</td>
<td>LTC1865CMS#TR</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865IMS</td>
<td>LTC1865IMS#TR</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865HMS</td>
<td>LTC1865HMS#TR</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 125°C</td>
</tr>
<tr>
<td>LTC1865ACMS</td>
<td>LTC1865ACMS#TR</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865AIMS</td>
<td>LTC1865AIMS#TR</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865AHMS</td>
<td>LTC1865AHMS#TR</td>
<td>LTHS</td>
<td>10-Lead Plastic MSOP</td>
<td>-40°C to 125°C</td>
</tr>
<tr>
<td>LTC1865CS8</td>
<td>LTC1865CS8#TR</td>
<td>1865</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865IS8</td>
<td>LTC1865IS8#TR</td>
<td>1865I</td>
<td>8-Lead Plastic SO</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>LTC1865ACS8</td>
<td>LTC1865ACS8#TR</td>
<td>1865A</td>
<td>8-Lead Plastic SO</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>LTC1865AIS8</td>
<td>LTC1865AIS8#TR</td>
<td>1865AI</td>
<td>8-Lead Plastic SO</td>
<td>-40°C to 85°C</td>
</tr>
</tbody>
</table>

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: [http://www.linear.com/leadfree/](http://www.linear.com/leadfree/)

For more information on tape and reel specifications, go to: [http://www.linear.com/tapeandreel/](http://www.linear.com/tapeandreel/)
**LTC1864/LTC1865**

**CONVERTER AND MULTIPLEXER CHARACTERISTICS**

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ$C. $V_{CC} = 5V$, $V_{REF} = 5V$, $f_{SCK} = f_{SCK(MAX)}$ as defined in Recommended Operating Conditions, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LTC1864/LTC1865</th>
<th>LTC1864A/LTC1865A</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>●</td>
<td>16</td>
<td>16</td>
<td>Bits</td>
</tr>
<tr>
<td>No Missing Codes Resolution</td>
<td>●</td>
<td>14</td>
<td>15</td>
<td>Bits</td>
</tr>
<tr>
<td>SNR (Note 3)</td>
<td></td>
<td>87</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>$S/(N + D)$ (Note 3, 5)</td>
<td></td>
<td>83</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>THD (Note 3)</td>
<td></td>
<td>88</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Full Power Bandwidth</td>
<td></td>
<td>20</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Full Linear Bandwidth</td>
<td>$S/(N+D) \geq 75$dB</td>
<td>125</td>
<td></td>
<td>kHz</td>
</tr>
</tbody>
</table>

### DYNAMIC ACCURACY

$T_A = 25^\circ$C. $V_{CC} = 5V$, $V_{REF} = 5V$, $f_{SAMPLE} = 250kHz$, unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LTC1864/LTC1865</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNR</td>
<td>Signal-to-Noise Ratio</td>
<td>87</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>$S/(N + D)$</td>
<td>Signal-to-Noise Plus Distortion Ratio</td>
<td>83, 76</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>THD</td>
<td>Total Harmonic Distortion Up to 5th Harmonic</td>
<td>88, 77</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Full Power Bandwidth</td>
<td></td>
<td>20</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Full Linear Bandwidth</td>
<td>$S/(N+D) \geq 75$dB</td>
<td>125</td>
<td></td>
<td>kHz</td>
</tr>
</tbody>
</table>
## Digital and DC Electrical Characteristics

The • denotes specifications which apply over the full operating temperature range, otherwise specifications are \( T_A = 25^\circ C, \ V_{CC} = 5V, \ V_{REF} = 5V, \) unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LTC1864/LTC1865</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IH} )</td>
<td>High Level Input Voltage</td>
<td>( V_{CC} = 5.25V )</td>
<td>•</td>
<td>2.4</td>
</tr>
<tr>
<td>( V_{IL} )</td>
<td>Low Level Input Voltage</td>
<td>( V_{CC} = 4.75V )</td>
<td>•</td>
<td>0.8</td>
</tr>
<tr>
<td>( I_{IH} )</td>
<td>High Level Input Current</td>
<td>( V_{IN} = V_{CC} )</td>
<td>•</td>
<td>2.5</td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Low Level Input Current</td>
<td>( V_{IN} = 0V )</td>
<td>•</td>
<td>–2.5</td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>High Level Output Voltage</td>
<td>( V_{CC} = 4.75V, \ I_O = 10\mu A )</td>
<td>•</td>
<td>4.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{CC} = 4.75V, \ I_O = 360\mu A )</td>
<td>•</td>
<td>2.4</td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Low Level Output Voltage</td>
<td>( V_{CC} = 4.75V, \ I_O = 1.6mA )</td>
<td>•</td>
<td>0.4</td>
</tr>
<tr>
<td>( I_{OZ} )</td>
<td>Hi-Z Output Leakage</td>
<td>( CONV = V_{CC} )</td>
<td>•</td>
<td>±3</td>
</tr>
<tr>
<td>( I_{SOURCE} )</td>
<td>Output Source Current</td>
<td>( V_{OUT} = 0V )</td>
<td>•</td>
<td>–25</td>
</tr>
<tr>
<td>( I_{SINK} )</td>
<td>Output Sink Current</td>
<td>( V_{OUT} = V_{CC} )</td>
<td>•</td>
<td>20</td>
</tr>
<tr>
<td>( I_{REF} )</td>
<td>Reference Current (LTC1864 SO-8 and MSOP, LTC1865 MSOP)</td>
<td>( CONV = V_{CC} ) ( f_{SMPL} = f_{SMPL}(MAX) )</td>
<td>•</td>
<td>0.001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( CONV = V_{CC} ) After Conversion</td>
<td>•</td>
<td>0.05</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Supply Current</td>
<td>( CONV = V_{CC} ) After Conversion, H-Grade</td>
<td>•</td>
<td>0.001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( f_{SMPL} = f_{SMPL}(MAX) )</td>
<td>•</td>
<td>0.85</td>
</tr>
<tr>
<td>( P_{D} )</td>
<td>Power Dissipation</td>
<td>( f_{SMPL} = f_{SMPL}(MAX) )</td>
<td>•</td>
<td>4.25</td>
</tr>
</tbody>
</table>
## LTC1864/LTC1865

### RECOMMENDED OPERATING CONDITIONS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^\circ$C.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LTC1864/LTC1865</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>MIN</td>
<td>TYP</td>
</tr>
<tr>
<td>$V_{CC}$</td>
<td>Supply Voltage</td>
<td></td>
<td>4.75</td>
<td>5.25</td>
</tr>
<tr>
<td>$f_{SCK}$</td>
<td>Clock Frequency</td>
<td>H-Grade</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{CYC}$</td>
<td>Total Cycle Time</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{SMPL}$</td>
<td>Analog Input Sampling Time</td>
<td>LTC1864 (Note 5)</td>
<td>LTC1865 (Note 5)</td>
<td></td>
</tr>
<tr>
<td>$t_{suCONV}$</td>
<td>Setup Time CONV ‾ Before First SCK ‾ (See Figure 1)</td>
<td>H-Grade</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{HI}$</td>
<td>Hold Time SDI After SCK ‾</td>
<td>LTC1865</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{suDI}$</td>
<td>Setup Time SSDI Stable Before SCK ‾</td>
<td>LTC1865</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{WHCLK}$</td>
<td>SCK High Time</td>
<td>$f_{SCK} = f_{SCK(MAX)}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{WLCLK}$</td>
<td>SCK Low Time</td>
<td>$f_{SCK} = f_{SCK(MAX)}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{WHCONV}$</td>
<td>CONV High Time Between Data Transfer Cycles</td>
<td>(Note 5)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{WLCONV}$</td>
<td>CONV Low Time During Data Transfer</td>
<td>(Note 5)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{HI}$</td>
<td>Hold Time CONV Low After Last SCK ‾</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
TIMING CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are \( T_A = 25°C \), \( V_{CC} = 5V \), \( V_{REF} = 5V \), \( f_{SCK} = f_{SCK(MAX)} \) as defined in Recommended Operating Conditions, unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{CONV} )</td>
<td>Conversion Time (See Figure 1)</td>
<td>H-Grade</td>
<td>●</td>
<td>2.75</td>
<td>3.2</td>
<td>μs</td>
</tr>
<tr>
<td>( f_{SMPL(MAX)} )</td>
<td>Maximum Sampling Frequency</td>
<td>H-Grade</td>
<td>●</td>
<td>250</td>
<td>234</td>
<td>kHz</td>
</tr>
<tr>
<td>( t_{SDD} )</td>
<td>Delay Time, SCK\text{↓} to SDO Data Valid</td>
<td>( C_{LOAD} = 20pF )</td>
<td>●</td>
<td>15</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{LOAD} = 20pF )</td>
<td>●</td>
<td>25</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{LOAD} = 20pF, H\text{-Grade} )</td>
<td>●</td>
<td>30</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{DIS} )</td>
<td>Delay Time, CONV\text{↑} to SDO Hi-Z</td>
<td>H-Grade</td>
<td>●</td>
<td>30</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{SEN} )</td>
<td>Delay Time, CONV\text{↓} to SDO Enabled</td>
<td>( C_{LOAD} = 20pF )</td>
<td>●</td>
<td>30</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{LOAD} = 20pF, H\text{-Grade} )</td>
<td>●</td>
<td>30</td>
<td>65</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{HDDO} )</td>
<td>Time Output Data Remains Valid After SCK\text{↓}</td>
<td>( C_{LOAD} = 20pF )</td>
<td>●</td>
<td>5</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{R} )</td>
<td>SDO Rise Time</td>
<td>( C_{LOAD} = 20pF )</td>
<td>●</td>
<td>8</td>
<td>4</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{F} )</td>
<td>SDO Fall Time</td>
<td>( C_{LOAD} = 20pF )</td>
<td>●</td>
<td>8</td>
<td>4</td>
<td>ns</td>
</tr>
</tbody>
</table>

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Integral nonlinearity is defined as deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 4: Channel leakage current is measured while the part is in sample mode.

Note 5: Guaranteed by design, not subject to test.
TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs Sampling Frequency

- **VCC = 5V**
- **TA = 25°C**
- **CONV LOW = 800ns**

Reference Current vs Sampling Rate

- **VCC = 5V**
- **TA = 25°C**
- **VREF = 5V**
- **CONV LOW = 800ns**

Reference Current vs Temperature

- **VCC = 5V**
- **VREF = 5V**
- **fSAMPLE = 250kHz**
- **CONV HIGH = 3.2 μS**

Sleep Current vs Temperature

- **CONV = VCC = 5V**

Reference Current vs Reference Voltage

- **VCC = 5V**
- **TA = 25°C**
- **VREF = 5V**
- **fS = 250kHz**
- **CONV = VCC = 0V**

ANALOG INPUT LEAKAGE CURRENT vs TEMPERATURE

- **VCC = 5V**
- **VREF = 5V**

INL ERROR (LSBs)

- **VCC = 5V**
- **TA = 25°C**
- **VREF = 5V**

DNL ERROR (LSBs)

- **VCC = 5V**
- **TA = 25°C**
- **VREF = 5V**

Typical INL Curve

- **VCC = 5V**
- **TA = 25°C**
- **VREF = 5V**

Typical DNL Curve

- **VCC = 5V**
- **TA = 25°C**
- **VREF = 5V**

- **CONV = VCC = 0V**

**CODE**

- **0 - 65536**

18645 G01
18645 G02
18645 G03
18645 G04
18645 G05
18645 G06
18645 G07
18645 G08
18645 G09
18645 G00
18645 G01
18645 G02
18645 G03
18645 G04
18645 G05
18645 G06
18645 G07
18645 G08
18645 G09
18645 G00
TYPICAL PERFORMANCE CHARACTERISTICS

Change in Offset Error vs Reference Voltage

VCC = 5V
TA = 25°C

Change in Gain Error vs Reference Voltage

VCC = 5V
VREF = 5V

Change in Offset vs Temperature

VCC = 5V
VREF = 5V

Change in Gain Error vs Reference Voltage

VCC = 5V
TA = 25°C

Histogram of 4096 Conversions of a DC Input Voltage

fS = 203.125kHz
fIN = 99.72763kHz
VCC = 5V
VREF = 5V
TA = 25°C

SINAD vs Frequency

THD vs Frequency

SFDR vs Frequency

VCC = 5V
VREF = 5V
TA = 25°C
VIN = 0dB
PIN FUNCTIONS

LTC1864

V<sub>REF</sub> (Pin 1): Reference Input. The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND.

IN<sup>+</sup>, IN<sup>−</sup> (Pins 2, 3): Analog Inputs. These inputs must be free of noise with respect to GND.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.

CONV (Pin 5): Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

CH0, CH1 (Pins 2, 3): Analog Inputs. These inputs must be free of noise with respect to AGND.

AGND (Pin 4): Analog Ground. AGND should be tied directly to an analog ground plane.

DGND (Pin 5): Digital Ground. DGND should be tied directly to an analog ground plane.

SDI (Pin 6): Digital Data Input. The A/D configuration word is shifted into this input.

LTC1865 (MSOP Package)

CONV (Pin 1): Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

CH0, CH1 (Pins 2, 3): Analog Inputs. These inputs must be free of noise with respect to GND.

AGND (Pin 4): Analog Ground. AGND should be tied directly to an analog ground plane.

DGND (Pin 5): Digital Ground. DGND should be tied directly to an analog ground plane.

SDI (Pin 6): Digital Data Input. The A/D configuration word is shifted into this input.

SDO (Pin 7): Digital Data Output. The A/D conversion result is shifted out of this output.

SCK (Pin 8): Shift Clock Input. This clock synchronizes the serial data transfer.

V<sub>CC</sub> (Pin 9): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

V<sub>REF</sub> (Pin 10): Reference Input. The reference input defines the span of the A/D converter and must be kept free of noise with respect to AGND.

LTC1865 (SO-8 Package)

CONV (Pin 1): Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

CH0, CH1 (Pins 2, 3): Analog Inputs. These inputs must be free of noise with respect to GND.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.

SDI (Pin 5): Digital Data Input. The A/D configuration word is shifted into this input.

SDO (Pin 6): Digital Data Output. The A/D conversion result is shifted out of this output.

SCK (Pin 7): Shift Clock Input. This clock synchronizes the serial data transfer.

V<sub>CC</sub> (Pin 8): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. V<sub>REF</sub> is tied internally to this pin.
FUNCTIONAL BLOCK DIAGRAM

PIN NAMES IN PARENTHESES REFER TO LTC1865

CONVERT CLK
BIAS AND SHUTDOWN

16-BIT SAMPLING ADC

DATA OUT
16 BITS
DATA IN

Vcc
CONV (SDI) SCK
SDO

GND
VREF

IN+ (CH0)
IN- (CH1)
**TEST CIRCUITS**

**Load Circuit for $t_{dDO}$, $t_r$, $t_{dis}$ and $t_{en}$**

![Load Circuit Diagram]

**Voltage Waveforms for $t_{en}$**

![Voltage Waveforms for $t_{en}$ Diagram]

**Voltage Waveforms for SDO Rise and Fall Times, $t_r$, $t_f$**

![Voltage Waveforms for SDO Rise and Fall Times Diagram]

**Voltage Waveforms for SDO Delay Times, $t_{dDO}$ and $t_{hDO}$**

![Voltage Waveforms for SDO Delay Times Diagram]

**Voltage Waveforms for $t_{dis}$**

![Voltage Waveforms for $t_{dis}$ Diagram]

**NOTE 1:** WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL.

**NOTE 2:** WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.
LTC1864/LTC1865

APPLICATIONS INFORMATION

LTC1864 OPERATION

Operating Sequence

The LTC1864 conversion cycle begins with the rising edge of CONV. After a period equal to \( t_{\text{CONV}} \) the conversion is finished. If CONV is left high after this time, the LTC1864 goes into sleep mode drawing only leakage current. On the falling edge of CONV, the LTC1864 goes into sample mode and SDO is enabled. SCK synchronizes the data transfer with each bit being transmitted from SDO on the falling SCK edge. The receiving system should capture the data from SDO on the rising edge of SCK. After completing the data transfer, if further SCK clocks are applied with CONV low, SDO will output zeros indefinitely. See Figure 1.

Analog Inputs

The LTC1864 has a unipolar differential analog input. The converter will measure the voltage between the “IN+” and “IN−” inputs. A zero code will occur when IN+ minus IN− equals zero. Full scale occurs when IN+ minus IN− equals \( V_{\text{REF}} \) minus 1LSB. See Figure 2. Both the “IN+” and “IN−” inputs are sampled at the same time, so common mode noise on the inputs is rejected by the ADC. If “IN−” is grounded and \( V_{\text{REF}} \) is tied to \( V_{\text{CC}} \), a rail-to-rail input span will result on “IN+” as shown in Figure 3.

Reference Input

The voltage on the reference input of the LTC1864 defines the full-scale range of the A/D converter. The LTC1864 can operate with reference voltages from \( V_{\text{CC}} \) to 1V.
LTC1864/LTC1865

APPLICATIONS INFORMATION

LTC1865 OPERATION

Operating Sequence

The LTC1865 conversion cycle begins with the rising edge of CONV. After a period equal to \( t_{\text{CONV}} \), the conversion is finished. If CONV is left high after this time, the LTC1865 goes into sleep mode drawing only leakage current. The LTC1865’s 2-bit data word is clocked into the SDI input on the rising edge of SCK after CONV goes low. Additional inputs on the SDI pin are then ignored until the next CONV cycle. The shift clock (SCK) synchronizes the data transfer with each bit being transmitted on the falling SCK edge and captured on the rising SCK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex). After completing the data transfer, if further SCK clocks are applied with CONV low, SDO will output zeros indefinitely. See Figure 4.

Analog Inputs

The two bits of the input word (SDI) assign the MUX configuration for the next requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the “+” and “−” signs in the selected row of the following table. In single-ended mode, all input channels are measured with respect to GND. A zero code will occur when the “+” input minus the “−” input equals zero. Full scale occurs when the “+” input minus the “−” input equals \( V_{\text{REF}} \) minus 1LSB. See Figure 5. Both the “+” and “−” inputs are sampled at the same time so common mode noise is rejected. The input span in the SO-8 package is fixed at \( V_{\text{REF}} = V_{\text{CC}} \). If the “−” input in differential mode is grounded, a rail-to-rail input span will result on the “+” input.

Reference Input

The reference input of the LTC1865 SO-8 package is internally tied to \( V_{\text{CC}} \). The span of the A/D converter is therefore equal to \( V_{\text{CC}} \). The voltage on the reference input of the LTC1865 MSOP package defines the span of the A/D converter. The LTC1865 MSOP package can operate with reference voltages from 1V to \( V_{\text{CC}} \).

Table 1. Multiplexer Channel Selection

<table>
<thead>
<tr>
<th>MUX ADDRESS</th>
<th>CHANNEL #</th>
<th>GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGL/DIFF</td>
<td>0</td>
<td>+</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>−</td>
</tr>
<tr>
<td>DIFFERENTIAL MUX MODE</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>−</td>
</tr>
</tbody>
</table>

* AFTER COMPLETING THE DATA TRANSFER, IF FURTHER SCK CLOCKS ARE APPLIED WITH CONV LOW, THE ADC WILL OUTPUT ZEROS INDEFINITELY

Figure 4. LTC1865 Operating Sequence
APPLICATIONS INFORMATION

GENERAL ANALOG CONSIDERATIONS

Grounding

The LTC1864/LTC1865 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance, use a printed circuit board. The ground pins (AGND and DGND for the LTC1865 MSOP package and GND for the LTC1864 and LTC1865 SO-8 package) should be tied directly to the analog ground plane with minimum lead length.

Bypassing

For good performance, the VCC and VREF pins must be free of noise and ripple. Any changes in the VCC/VREF voltage with respect to ground during the conversion cycle can induce errors or noise in the output code. Bypass the VCC and VREF pins directly to the analog ground plane with a minimum of 1μF tantalum. Keep the bypass capacitor leads as short as possible.

Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1864/LTC1865 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem if source resistances are less than 200Ω or high speed op amps are used (e.g., the LT®1211, LT1469, LT1807, LT1810, LT1630, LT1226 or LT1215). But if large source resistances are used, or if slow settling op amps drive the inputs, take care to ensure the transients caused by the current spikes settle completely before the conversion begins.

![Figure 5. LTC1865 Transfer Curve](image-url)
APPLICATIONS INFORMATION

Component Side Silk Screen for LTC1864 Evaluation Circuit

Component Side Showing Traces
(Note Sider Traces on Analog Side)

Bottom Side Showing Traces
(Note Almost No Analog Traces on Board Bottom)

Ground Layer with Separate Analog and Digital Grounds

Supply Layer with 5V Digital Supply and Analog Ground Repeated
Figure 6. LTC1864 Manchester Transmitter
Figure 7. LTC1864 Manchester Receiver
APPLICATIONS INFORMATION

Transmit LTC1864 Data Over Modular Telephone Wire Using Simple Transmitter/Receiver

Figure 6 shows a simple Manchester encoder and differential transmitter suitable for use with the LTC1864. This circuit allows transmission of data over inexpensive telephone wire. This is useful for measuring a remote sensor, particularly when the cost of preserving the analog signal over a long distance is high.

Manchester encoding is a clock signal that is modulated by exclusive ORing with the data signal. The resulting signal contains both clock and data information and has an average duty cycle of 50%, that also allows transformer coupling. In practice, generating a Manchester encoded signal with an XOR gate will often produce glitches due to the skew between data and clock transitions. The D flip-flops in this encoder retime the clock and data such that the respective edges are closely aligned, effectively suppressing glitches. The retimed data and clock are then XORed to produce the Manchester encoded data, which is interfaced to telephone wire with an LTC1485 RS485 transceiver.

In order to synchronize to incoming data, the receiver needs a sequence to indicate the start of a data word. The transmitter schematic shows logic that will produce 31 zeros, a start bit, followed by the 16 data bits (one sample every 48 clock cycles) at a clock frequency of 1MHz set by the LTC1799 oscillator. Sending at least 18 zeros before each start bit ensures that if synchronization is lost, the receiver can resynchronize to a start bit under all conditions. The serial to parallel converter shown in Figure 7 requires 18 zeros to avoid triggering on data bits.

The Manchester receiver shown in Figure 7 was adopted from Xilinx application note 17-30 and would typically be implemented in an FPGA. The decoder clock frequency is nominally 8 times the transmit clock frequency and is very tolerant of frequency errors. The outputs of the decoder are data and a strobe that indicates a valid data bit. The data can be deserialized using shift registers as shown. The start bit resets the J-K/flip-flop on its way into the first shift register. When it appears at the QH output of the second shift register, it sets the flip-flop that loads the parallel data into the output register.

With AC family CMOS logic at 5V the receiver clock frequency is limited to 20MHz; the corresponding transmitter clock frequency is 2.5MHz. If the receiver is implemented in an FPGA that can be clocked at 160MHz, the LTC1864 can be clocked at its rated clock frequency of 20MHz.
PACKAGE DESCRIPTION

MS8 Package
8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660)

NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
   MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006”) PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
   INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006”) PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.152mm (.006”) MAX
MS Package
10-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1661)

**PACKAGE DESCRIPTION**

**MSOP (MS) 1001**

**SEATING PLANE**

**DETAIL "A"**

**RECOMMENDED SOLDER PAD LAYOUT**

**NOTE:**
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

**NOTE 3**

**NOTE 4**

**GAUGE PLANE**

**DETAIL "A"**

**RECOMMENDED SOLDER PAD LAYOUT**

**NOTE:**
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

**NOTE 3**

**NOTE 4**

**GAUGE PLANE**

**DETAIL "A"**

**RECOMMENDED SOLDER PAD LAYOUT**

**NOTE:**
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

**NOTE 3**

**NOTE 4**

**GAUGE PLANE**

**DETAIL "A"**

**RECOMMENDED SOLDER PAD LAYOUT**

**NOTE:**
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.008" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
**TYPICAL APPLICATION**

Sample Two Channels Simultaneously with a Single Input ADC

![Circuit Diagram]

**RELATED PARTS**

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>SAMPLE RATE</th>
<th>POWER DISSIPATION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>14-Bit Serial I/O ADCs</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC1417</td>
<td>400ksps</td>
<td>20mW</td>
<td>16-Pin SSOP Unipolar or Bipolar, Reference, 5V or ±5V</td>
</tr>
<tr>
<td>LTC1418</td>
<td>200ksps</td>
<td>15mW</td>
<td>Serial/Parallel I/O, Internal Reference, 5V or ±5V</td>
</tr>
<tr>
<td><strong>16-Bit Serial I/O ADCs</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTC1609</td>
<td>200ksps</td>
<td>65mW</td>
<td>Configurable Bipolar or Unipolar Input Ranges, 5V</td>
</tr>
<tr>
<td><strong>References</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LT1460</td>
<td>Micropower Precision Series Reference</td>
<td>Bandgap, 130μA Supply Current, 10ppm/°C, Available in SOT-23</td>
<td></td>
</tr>
<tr>
<td>LT1790</td>
<td>Micropower Low Dropout Reference</td>
<td>60μA Supply Current, 10ppm/°C, SOT-23</td>
<td></td>
</tr>
<tr>
<td><strong>Op Amps</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LT1468/LT1469</td>
<td>Single/Dual 90MHz, 16-Bit Accurate Op Amps</td>
<td></td>
<td>22V/μs Slew Rate, 75μV/125μV Offset</td>
</tr>
<tr>
<td>LT1806/LT1807</td>
<td>Single/Dual 325MHz Low Noise Op Amps</td>
<td></td>
<td>140V/μs Slew Rate, 3.5nV/√Hz Noise, –80dBc Distortion</td>
</tr>
<tr>
<td>LT1809/LT1810</td>
<td>Single/Dual 180MHz Low Distortion Op Amps</td>
<td></td>
<td>350V/μs Slew Rate, –90dBc Distortion at 5MHz</td>
</tr>
</tbody>
</table>